.3.5 shows a complete schematic of the signal path including off-chip IF matching and quadrature combining circuits used to evaluate the IC. Parasitics for the 32-pin CQFP package are not shown but are accounted for in the design. The RF LNA/mixers [2] are coupled by a monolithic transformer (T1) with a non-integer turns ratio that substantially increases the overall gain available from the receiver. This symmetric tri-filar design consists of 8 turns of top-metal and measures 300µm per side.
LNA transistors Q1 and Q2 are driven differentially to reduce the effects of wirebond and package inductances at 5-6GHz. Moreover, the Q-factor of emitter inductor, Lee increases by about 50% when excited differentially [3] . The LNA design employs both series and shunt feedback so that a coincident noise and power match is realized. Each BJT is biased at 2.5mA and has a 20x0.5µm 2 emitter area. The doubly-balanced mixers (Q3-Q10) are also biased at 2.5mA each, giving a load impedance of 300-400Ω/side for the LNA when reflected through T1. A noise figure of 2.2dB and 14dB power gain is achieved for the LNA. The measured SSB (50Ω) noise figure of the receiver is 5.1dB with 15dB conversion gain and IIP3 of -9.5dBm at 5.3GHz. There is only a slight degradation in performance at 5.8GHz. Input return loss is better than 14dB across the band.
The 75MHz IF used for testing is based on component availability. Discrete component tolerances limit the wideband image rejection to more than 45dB over a 5MHz bandwidth, with 80dB rejection at the band center (a relative IF bandwidth of 6.7%). 80dB image rejection implies that the I-Q phase error is less than 0.011°. To determine the variation of LO phase angle as a function of frequency, the RF and LO are swept while keeping the IF constant (to eliminate the IF errors). Greater than 60dB rejection (or <0.11° total phase error) over a 400MHz RF-LO sweep is achieved without re-adjusting the amplitude or phase balance after initial trimming. Worldwide spectral allocations in the 5-6GHz band for short range, high-speed digital communications are broadening the scope of wireless applications. RF IC technology is needed to meet the aggressive cost, size and power consumption targets demanded by applications such as portable Internet access.
A 5-6GHz image-reject receiver IC implemented in 0.5µm 25GHz silicon bipolar technology draws 20mA from a 2V supply. The image rejection obtainable with this IC is sufficient to eliminate the off-chip interstage RF filter in a heterodyne receiver, thereby simplifying packaging requirements and decreasing costs. The methods used here that make this design possible are: regenerative frequency doubling, I-Q phase error compensation and RF interstage coupling. Low-voltage circuit topologies are used throughout to minimize power consumption and ensure compatibility with deep sub-micron CMOS (baseband) ASICs operating from low-voltage supplies.
Components implemented on-chip are enclosed by the dashed boundary shown in Figure 19 .3.1 (note that only active devices for a VCO are integrated). Two stages of regenerative frequency doubling followed by a frequency halver (i.e., analog divide-by-two) generate LO signals in precise phase quadrature (I and Q). Twostage multiplication allows a lower fundamental LO to be used (2.6-3.4GHz) for better phase noise performance. These signals drive dual mixers to downconvert the received signal. Image rejection is obtained by quadrature addition of the downconverted signals directly at baseband in a homodyne receiver, or through quadrature combining at an IF.
The regenerative method of frequency doubling is illustrated in Figure 19 .3.2. A 2-stage quadrature ring oscillator has its fundamental oscillation mode injection-locked to the input signal, f in . The outputs of each stage are then squared by individual multipliers resulting in a differential output at 2f in . This circuit is implemented with two differential amplifiers connected in a positive feedback loop as shown in Figure 19 .3.3. The large-signal non-linearity of each differential pair gives a strong common-mode (2f in ) signal at the emitter outputs. In the receiver IC, cascaded doubler stages multiply the VCO signal by a factor of 4, with a maximum operating frequency that is greater than f T /2 (up to 13.6 GHz). Image rejection in the receiver is improved by trimming the amplitude and phase relationship between I and Q signals at IF. This is realized by adjusting the phase angle between LO signals using the ratio of bias currents flowing in Q11 and Q12. Unlike R-C phase control methods, this technique of phase tuning is relatively independent of the operating frequency. Amplitude errors at the receiver output are also compensated by varying the gain in either the RF, LO or IF signal paths thereby allowing over 80dB of rejection to be realized.
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